(1) where a = ei120 and zero, positive, and negative sequence currents are denoted by subscripts 0, 1, and 2, respectively. It is to be noted that ia 0 is zero for balanced currents and the phasor ia2 is the complex conjugate of the phasoriai1. A similar transformation can also be defined for voltages.
Introduction: A power electronic converter-based series compensator that can protect critical loads from supply side voltage disturbances other than outages is called a dynamic voltage restorer (DVR). It injects a set of three-phase ac output voltages in series with the distribution feeder voltages. The amplitude and phase angle of the injected voltages are variable, thereby allowing control of the real and reactive power exchange between the DVR and the distribution system. This letter extends the concept of dynamic voltage restoration further to discuss a DVR that can tightly regulate the load voltage without any real power consumption in the steady state. It can also perform the primary functions of the restorer i.e., to protect the load from temporary voltage interruption, sag/swell, etc. In particular, the reference voltage generation scheme for the DVR is discussed. These voltages, when injected in series with the system via an inverter, perform the desired task of voltage regulation. The voltage generation scheme is validated through extensive simulation studies.
Expression for Real Power in Terms of Instantaneous Symmetrical Components: In this section we define the real power in terms of instantaneous symmetrical components. These components are defined for three instantaneous currents iaI ib, and i, as [1] (1) where a = ei120 and zero, positive, and negative sequence currents are denoted by subscripts 0, 1, and 2, respectively. It is to be noted that ia 0 is zero for balanced currents and the phasor ia2 is the complex conjugate of the phasoriai1. A similar transformation can also be defined for voltages.
The instantaneous power in a three-phase system is defined as
Substituting the inverse transform from (1) The incoming bus of the DVR is referred to as the terminal bus while the outgoing bus is referred to as the load bus with their respective quantities being denoted by subscripts t and 1, respectively.
It is convenient that the DVR reference voltages are generated based on the measurement of the local variables only. In addition, we stipulate that the DVR does not supply (or consume) any real power in the steady state. Since the desired load voltages are balanced sinusoids and the load is balanced, the instantaneous load power is constant and this must be equal to the average power entering the DVR terminal bus. Thus from (3) we get p = 2Re(via I sa :I) = 21VIa I 1||ia c oCS(Ovla Oisa I)= Ptav (4) where 0 vla Iand 0isa are the angles of the vectors vla Iand isa a respectively, and pA is the average power entering the terminal bus. From (4) we get 0vialI-cos 4' Pt"ay +O!a 2alla( 11a I) I isaP (5) We now define the desired instantaneous symmetrical components of the load voltage as 
Load Voltage Regulation Using DVR: The phasor diagram of the compensated system in the steady state is shown in Figure 2 . Since the DVR must not inject any real power, the DVR voltage must be in quadrature with the line current I,. Figure 2(a) shows the operation with a load current having lagging power factor. It is to be noted that the power factor angle 0, is dependent on the load and is independent of the feeder impedance. In this figure it is assumed that the rms load voltage is to be regulated at 1.0 per unit. The figure shows increases, the phasor for Vs moves clockwise along a circular arc. The limit of compensation is reached when V, is in phase with I. It is interesting to note that if the feeder resistance R in Figure 1 is negligible, 1V, and V, coincide and the DVR compensates for the entire feeder drop.
Figure 2 (b) shows the operation with a purely resistive load. It can be seen that it's smo0 sible to regulate with equal fV/ and V1 . The maximum value of{VI / V can be achieved when V, is in phase with I, i.e., the DVR compensates for the entire feeder reactive drop. Example 1: In this example we shall assume that both load and source are balanced and the DVR is required to regulate the load voltage.
It is assumed that the DVR is ideal and has perfect tracking, i.e., vf = V*.
We have used a three-phase, four-wire distribution system, even though the formulation is also valid for a three-wire system. The system parameters chosen for the study are: feeder impedance = 0.05 + j0.3 per unit, load impedance = 2.5 +j2 per unit, system frequency = 50 Hz, and source voltage (rms) = 1.0 per unit.
The system response when the DVR reference voltages are produced by (7) is shown in Figure 3 . Note that in this and all subsequent figures that display three phase quantities, the phases a, b, and c are plotted using solid, dashed, and dotted lines, respectively. The power average (Ptav) is obtained by a moving average (MA) filter. The DVR is connected at the end of first half cycle after Ptav is obtained. It can be seen from Figure 3 (a) that the load voltages have a peak value of 2 per unit. However, the line currents are not balanced and the DVR voltage is distorted, as evident from Figures 3(b) and (c), respectively. The DVR power is oscillating, even though the mean of the oscillation is zero as stipulated by (4). The reason for this unusual behavior is that the sudden connection of the DVR at the end of the first half-cycle temporarily unbalances the line current. This causes a transient violation of (4) as Ptav is not equal to 2jVia 1 li,sa 1 Icos(0ila 1 Oisa 1 ) as the line currents are no longer balanced. Without any corrective mechanism, the DVR cannot be forced to correct for this violation. This leads to a steady state with distortion in its voltages.
Extraction of Fundamental Positive Sequence: To avoid the above-mentioned problem we note that the DVR must inject voltage in such a way that the load voltage contains fundamental positive sequence only. As the load is balanced, the load currents will also contain fundamental positive sequence only. The real power at the load terminal then depends only on the positive sequence of load voltage and load (line) current as required by (4). Thus, at the instant of connection of the DVR, the fundamental of positive sequence of the line current must be used in (4). Therefore, we need to extract the fundamental of positive sequence of the phasor load current, denoted by isa f. This can be directly computed from the instantaneous samples of isa as 
